data_i[7:0]

last_i rst_n
valid_i clk

crc_i RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] crc_reg[31:0]
RTL_REG_ASYNC C

CED

PRE Q

>>

c1_i RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

c0_i RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__0 RTL_XOR

I0

I1 O

c_iRTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__1 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__0 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__2 RTL_XOR

I0

I1 O

c_i__0RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__3 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__0 RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__1 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__4 RTL_XOR

I0

I1 O

c_i__1RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__5 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__1 RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__2 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__6 RTL_XOR

I0

I1 O

c_i__2RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__7 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__2 RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__3 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__8 RTL_XOR

I0

I1 O

c_i__3RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__9 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__3 RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__4 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__10 RTL_XOR

I0

I1 O

c_i__4RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__11 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__4 RTL_RSHIFT

I1
I2

I0[7:0] O[7:0]

c0_i__5 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__12 RTL_XOR

I0

I1 O

c_i__5RTL_MUX S

S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] >>

c1_i__13 RTL_RSHIFT

I1
I2

I0[31:0] O[31:0]

>>

c2_i__5 RTL_RSHIFT

I1
I2 O

I0[7:0]

c0_i__6 RTL_XOR

I0[31:0] V=X"EDB88320" I1[31:0] O[31:0]

c1_i__14 RTL_XOR

I0

I1 O

c_i__6RTL_MUX S
S=1'b1 I0[31:0] S=default I1[31:0] O[31:0] crc_o_i RTL_MUX

S=1'b1 I0

S=default I1 O S

crc_o0_i RTL_INV

I0[31:0] O[31:0] valid_o_i RTL_MUX

S=1'b1 I0

S=default I1 O S

crc_o_reg[31:0]

RTL_REG_ASYNC C

CECLR D Q

valid_o_reg RTL_REG_ASYNC C

CLR D Q

crc_o[31:0]

valid_o